

MT6680 1A, 5.5V Ultra Low Dropout Linear Regulator Datasheet

Version: Release date:

1.2 2021-11-12

Use of this document and any information contained therein is subject to the terms and conditions set forth in Exhibit 1. This document is subject to change without notice.

Version History

Version	Date	Description
0.1	2017-12-07	First edition
0.2	2018-02-13	Features : P5
		-Update Input Voltage Range
		Top Marking Definition P8
		-Updated marking code
		MT6680 Packaging P20
		-Modified title
		Typical Application Circuit P10
		-Update Circuit
		Pin Assignments and Descriptions : P9
		-Update BIAS pin description
		Recommended Operating Range : P12
		-Update Input Voltage Range
0.3	2018-03-15	Typical Operating Characteristics P15, P16
		-Add Typical Operating Characteristics
1.0	2018-07-20	Datasheet released
		Ordering Information P7
		-Update Ordering Information
		Absolute Maximum Ratings P11
		-Removed CDM (Charged Device Model)
1.1	2020-10-20	Pin Assignments and Descriptions P9
		-Modify EN and BIAS descriptions.
		Typical Application Circuit P10
		-Update typical application circuit.
		Absolute Maximum Ratings P11
		-Add Enable input voltage.
		Electrical Characteristics P13
		-Modify electrical characteristics test conditions descriptions.
		Application Information P17
		-Modify General Descriptions
1.2	2021-11-22	Recommended Operating Range P12
		-Modify

Table of Contents

Vers	sion History ·····	····· 2
Tabl	e of Contents ·····	3
List	of Figures	4
List	of Tables ······	4
1	Overview	····· 5
	1.1 Features	5
	1.2 Applications	5
	1.3 General Descriptions	
	1.4 Ordering Information	6
	1.5 Top Marking Definition	
	1.6 Pin Assignments and Descriptions	
	1.7 Typical Application Circuit ·····	···· 7
2	Electrical Characteristics	8
	2.1 Absolute Maximum Ratings	8
	2.2 Recommended Operating Range	8
	2.3 Electrical Characteristics ·····	9
3	Typical Operating Characteristics	
	3.1 Typical Operating Characteristics	11
4	Application Information	··· 13
	4.1 General Descriptions	·· 13
	4.2 Output Voltage Setting	·· 13
	4.3 Dropout Voltage ·····	·· 13
	4.4 CIN and COUT Selection	·· 13
	4.5 Chip Enable Operation	
	4.6 Current Limit ·····	·· 14
	4.7 Thermal Considerations	
5	Functional Descriptions ·····	··· 16
	5.1 General Descriptions	
6	Operation ·····	··· 17
	6.1 General Descriptions	
	6.2 Over-Temperature Protection (OTP)	
7	MT6680 Packaging ·····	
	7.1 Outline Dimensions	
Exhi	ibit 1 Terms and Conditions	··· 19

List of Figures

Figure 1-1. Top Marking ·····	6
Figure 1-2. MT6680 WL-CSP-6B 0.8x1.2 (BSC) (top view)	6
Figure 1-3. Typical application circuit ······	7
Figure 4-1. Soft-start delay using an RC circuit to enable the device	14
Figure 4-2. Derating curve of maximum power dissipation	15
Figure 5-1. MT6680 functional block diagram ······	16
Figure 7-1. MT6680 Package dimension ·····	18

List of Tables

Table 1-1. Ordering option	…6
Table 1-2. MT6680 pin descriptions	…6
Table 2-1. Electrical specifications	9



1 **Overview**

1.1 **Features**

- Input Voltage Range : 0.8V to 5.5V
- Bias Voltage Range : 3V to 5.5V
- Adjustable Output Voltage Version, Output Voltage Range : 0.5V to 3V •
- Ultra Low Dropout Voltage : 60mV at 1A
- Output Voltage Accuracy
 - ± 1% Over Operating Ambient Temperature
 - ± 0.5% @ 25°C)
- Low Bias Input Current
 - Typ 35µA in Operating Mode
 - Typ 0.5µA in Disable Mode
- Output Active Discharge Function
- Enable Control
- Stable with a 10µF Output Ceramic Capacitor
- RoHS Compliant and Halogen/Pb Free

1.2 **Applications**

- Battery Powered Systems
- Portable Electronic Device •
- **Digital Set Top Boxes** •
- Industrial HMI, desktop POS, KIOSK, digital signage

1.3 **General Descriptions**

The MT6680 is a high performance positive voltage regulator with separated bias voltage (VBIAS), designed for applications requiring low input voltage and ultra low dropout voltage, output current up to 1A. The feature of ultra low dropout voltage is ideal for applications where output voltage is very close to input voltage. The input voltage can be as low as 0.5V and the output voltage is adjustable by an external resistive divider. The MT6680 features very low quiescent current consumption for portable applications. The device is available in the WL-CSP-6B 0.8x1.2 (BSC) package.

Ordering Information 1.4

Product	Package Type	Nominal Output Voltage
MT6680P/A	P: WL-CSP-6B 0.8x1.2 (BSC)	Adjustable

Table 1-1. Ordering option

Top Marking Definition 1.5




Figure 1-1. Top Marking

Pin Assignments and Descriptions 1.6



Figure 1-2. MT6680 WL-CSP-6B 0.8x1.2 (BSC) (top view)

Pin No.	Pin Name	Pin Description		
A1	VOUT	Regulated output voltage. A $10\mu\text{F}$ capacitor should be placed directly at this pin.		
A2	VIN	Power input for the LDO.		
B1	ADJ	Adjustable output voltage feedback input.		
B2	EN	Chip enable (Active-High). Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. This pin must not be left unconnected, connect to the RC filter after BIAS if not being used. If EN is an external signal, it suggests connecting RC filter for operation. Keep VEN < V _{BIAS} +0.5V to prevent malfunction.		
C1	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.		
C2	BIAS	Supply V _{BIAS} ripple should be less than 30mV (5mV/ μ s) to secure safe stabilization of internal control circuitry. Apply RC filter consists of (500 Ω to 1k Ω) + 1 μ F at the pin input. The V _{BIAS} must be higher than 3V and ensure V _{BIAS} \geq VOUT + 1.6V for normal operation.		

Table 1-2. MT6680 pin descriptions

Typical Application Circuit 1.7




Figure 1-3. Typical application circuit

Note:

All the input and output capacitances are the suggested values, which refer to the effective capacitances, and are subject to any de-٠ rating effect, like a DC bias.

Electrical Characteristics 2

2.1 **Absolute Maximum Ratings**

(Note 1)

•	•	
•	Supply Input Voltage, VIN	-0.3V to 6V
٠	Enable Input Voltage, EN	-0.3V to (V _{BIAS} + 0.5V)
•	All Other Pins	-0.3V to 6V
•	Power Dissipation, PD @ TA = 25°C	
	WL-CSP-6B 0.8x1.2 (BCS)	0.67W
•	Package Thermal Resistance (Note 2)	
	WL-CSP-6B 0.8x1.2 (BCS), θJA	148°C/W
•	Lead Temperature (Soldering, 10 sec.)	260°C
•	Junction Temperature	150°C
٠	Storage Temperature Range65°C to 150°C	
٠	ESD Susceptibility (Note 3)	
	HBM (Human Body Model)	2kV

Note 1:

• Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2:

• θJA is measured under natural convection (still air) at TA = 25°C with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.

Note 3:

Devices are ESD sensitive. Handling precaution recommended. •

2.2 **Recommended Operating Range**

(Note 1)

•	Supply Input Voltage, VIN	0.8V to 5.5V
•	Supply Input Voltage, BIAS	3V to 5.5V
•	Junction Temperature Range	-40°C to 125°C
•	Ambient Temperature Range	-40°C to 85°C

Note 1:

The device is not guaranteed to function outside its operating conditions.

2.3 **Electrical Characteristics**

VBIAS = 3V, and (VOUT + 1.6V), whichever is greater, VIN = VOUT(Normal) + 0.3V, IOUT = 1mA, VEN = 1V, CIN = 10µF, COUT = 10µF, $C_{BIAS} = 1\mu F$, $T_A = 25^{\circ}C$, unless otherwise specified.

Note:

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at • T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Input Voltage Range	V _{IN}		V _{OUT} + V _{DROP}		5.5	V
Operating Bias Voltage Range	VBIAS		$(V_{OUT} + 1. 6) \ge 3$		5.5	V
Under-Voltage Lockout	Munuc	V _{BIAS} rising		1.6		V
	VUVLO	Hysteresis		0.2		V
Reference Voltage (Adj devices only)	V _{REF}		0.49	0.5	0.51	V
Output Voltage Accuracy	Vout	(1)	-0.5		0.5	%
Output Voltage Accuracy ⁽¹⁾	Vout	$ \begin{aligned} 1. \ V_{OUT(NOM)} + 0.3V &\leq V_{IN} \leq \\ V_{OUT(NOM)} + 1V \\ 2. \ V_{BIAS} &\geq 3V \text{ and } V_{OUT(NOM)} + 1.6V \leq \\ V_{BIAS} &\leq 5.5V \\ 3. \ 1mA &\leq I_{OUT} \leq 1A \end{aligned} $	-1		1	%
VIN Line Regulation	ΔV_{LINE} vin	$V_{OUT(NOM)}$ + 0.3V \leq VIN \leq 5V		0.01		%/V
V _{BIAS} Line Regulation	ΔV_{BIAS} vin	$V_{BIAS} \geq 3V$ and $V_{OUT(NOM)}$ + 1.6V \leq $V_{BIAS} \leq 5.5V$		0.01		%/V
Load Regulation	ΔV_{LOAD}	I _{OUT} = 1mA to 1A		2		mV
VIN Dropout Voltage	VDROP_VIN	IOUT = 1A		60	75	mV
V _{BIAS} Dropout Voltage	VDROP_BIAS	$I_{OUT} = 1A, V_{IN} = V_{BIAS}$ (2) (3)		1.05V	1.5V	V
Output Current Limit	ILIM	V _{OUT} = 90% V _{OUT} (Normal)		2000		mA
ADJ Pin Operating Current	IADJ			0.1	0.5	μA
Bias Pin Quiescent Current	IBIAS	V _{BIAS} = 3V		35	50	μA
Bias Pin Shutdown Current	IBIAS(DIS)	$V_{EN} \leq 0.4 V$		0.5	1	μΑ
VIN Pin Shutdown Current	Ivin(dis)	$V_{EN} \leq 0.4 V$		0.5	1	μΑ
EN Input Logic_High	VIH		0.9			V
Voltage Logic_Low	VIL				0.4	v
EN Pull Down Current	I _{EN}	V _{EN} = 5.5V, V _{BIAS} = 5.5V		0.3		μΑ
Turn-On Time	ton	From assertion of V _{EN} to V _{OUT} = 98% V _{OUT} (NOM). V _{OUT} (NOM) = $1V$		150		μs
Power Supply Rejection Ratio	PSRR_VIN	V_{IN} to V_{OUT} , f = 1kHz, I_{OUT} = 150mA, VIN \ge V_{OUT} + 0.5V		70		dB
(4)	PSRR_VBIAS	$\label{eq:bias} \begin{array}{l} V_{BIAS} \text{ to } V_{OUT}, \ f = 1 \text{kHz}, \\ I_{OUT} = 150 \text{mA}, \ V_{IN} \geq V_{OUT} + 0.5 \text{V} \end{array}$		70		dB

Table 2-1. Electrical specifications



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Noise Voltage (Note 5)	eNO	V _{IN} = V _{OUT} + 0.5V, f = 10Hz to 100kHz		30 x Vout/ Vref		μVrms
Thermal Shutdown Threshold	T _{SD}	Shutdown temperature		160		°C
Thermal Shutdown Hysteresis	ΔT_{SD}			20		°C
Output Discharge Pull-Down	Rdisch	$V_{EN} \leq 0.4V$, $V_{OUT} = 0.5V$		150		Ω

(1) Note 1 for adjustable devices tested at 0.5V; external resistor tolerance is not taken into account.

(2) Note 2 for dropout voltage is characterized when V_{OUT} falls 3% below $V_{\text{OUT}(Normal)}.$


(3) Note 3 for output voltages below 0.9V, V_{BIAS} dropout voltage does not apply due to a minimum Bias operating voltage of 3V.


(4) Note 4 for guaranteed by design.




3 Typical Operating Characteristics


3.1 Typical Operating Characteristics









Enable Voltage Threshold vs. Temperature








Time (50µs/Div)

Load Transient Response



Time (50µs/Div)

4 Application Information

4.1 General Descriptions

The MT6680 is a low voltage, low dropout linear regulator with input voltage V_{IN} from 0.8V to 5.5V, V_{BIAS} from 3V to 5.5V and adjusted output voltage from 0.5V to ($V_{IN} - V_{DROP}$). Keep $V_{EN} < V_{BIAS} + 0.5V$ to prevent malfunction.

4.2 Output Voltage Setting

For the MT6680, the voltage on the ADJ pin sets the output voltage and is determined by the values of R1 and R2. The values of R1 and R2 can be calculated for any voltage using the formula given in equation :

$$V_{OUT} = 0.5V \times \left(\frac{R1 + R2}{R2}\right)$$

Using lower values for R1 and R2 is recommended to reduce the noise injected from the ADJ pin. Note that R1 is connected from V_{OUT} pin to ADJ pin, and R2 is connected from ADJ to GND.

4.3 Dropout Voltage

There are two power supply inputs V_{IN} and V_{BIAS} and only one output V_{OUT} for the MT6680, the dropout voltage with these two different input also have different definition. V_{IN} dropout voltage is the voltage difference between V_{IN} and V_{OUT} when V_{OUT} starts to decrease while reduce V_{IN} level (for this condition, V_{BIAS} needs high enough as specific value published in Electrical Characteristics table). V_{BIAS} dropout voltage is the voltage difference between V_{BIAS} and V_{OUT} while V_{IN} and BIAS pins are connected together and V_{OUT} starts to decrease.

4.4 CIN and COUT Selection

The MT6680 is designed specifically to work with low ESR ceramic output capacitor for space saving and performance consideration. Using a ceramic capacitor with effective capacitance range from 4.7μ F to 22μ F on the MT6680 output ensures stability. The input capacitor must be located at a distance of no more than 0.5 inch from the input pin of the chip. However, a capacitor with larger value and lower ESR (Equivalent Series Resistance) is recommended since it will provide better PSRR and line transient response. Any good quality ceramic capacitor can be used, $C_{IN} = 4.7\mu$ F and $C_{BIAS} = 0.1\mu$ F or greater are recommended.

4.5 Chip Enable Operation

The MT6680 goes into sleep mode when the EN pin is in a logic low condition. In this condition, the pass transistor, error amplifier, and band gap are all turned off reducing the supply current to only 1µA (max.).

Consideration should be taken in the power on sequence, it is mandatory to ensure $V_{BIAS} > V_{OUT} + 1.6V$ before both $V_{EN} > V_{IH}$ and $V_{IN} > V_{OUT} + 0.1V$. The BIAS pin supplies voltage for the LDO control circuit, and powering up V_{BIAS} first will ensure turn on time (tON) and output voltage accuracy (V_{OUT}) to follow datasheet spec.

Figure 4-1 also shows the use of an RC-delay circuit that hold off V_{EN} until V_{BIAS} has ramped up to target value. This technique can also be used to drive EN from V_{IN} . An external control signal can also be used to enable the device after V_{IN} and V_{BIAS} are present.




Figure 4-1. Soft-start delay using an RC circuit to enable the device

4.6 Current Limit

The MT6680 continuously monitors the output current to protect the pass transistor against abnormal operations. When an overload or short circuit is encountered, the current limit circuitry controls the pass transistor's gate voltage to limit the output within the predefined range.

4.7 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula : $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

Where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WL-CSP-6B 0.8x1.2 (BSC) package, the thermal resistance, θ_{JA} , is 148°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (148^{\circ}C /W) = 0.67W$ for a WL-CSP-6B 0.8x1.2 (BSC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed T_{J(MAX)} and the thermal resistance, θ_{JA} . The derating curves in Figure 4-2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 4-2. Derating curve of maximum power dissipation

Functional Descriptions 5

General Descriptions 5.1




Figure 5-1. MT6680 functional block diagram



6 **Operation**

6.1 **General Descriptions**

The MT6680 uses N-MOSFET pass transistor for output voltage regulation from V_{IN} voltage. The separated bias voltage (VBIAS) power the low current internal control circuit for applications requiring low input voltage and ultra low dropout voltage.


In steady-state operation, the feedback voltage is regulated to the reference voltage by the internal regulator. When the feedback voltage signal is less than the reference, the output current passes through the power MOSFET will be increased. The extra amount of the current is sent to the output until the voltage level of ADJ pin returns to the reference. On the other hand, if the feedback voltage is higher than the reference, the power MOSFET current is decreased. The excess charge at the output can be released by the loading current.


Over-Temperature Protection (OTP) 6.2

The MT6680 has an over-temperature protection. When the device triggers the OTP, the device shuts down until the temperature back to normal state.

MT6680 Packaging 7

Outline Dimensions 7.1





Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
А	0.500	0.600	0.020	0.024	
A1	0.170	0.230	0.007	0.009	
b	0.240	0.300	0.009	0.012	
D	1.160	1.240	0.046	0.049	
D1	0.800		0.0)31	
E	0.760	0.840	0.030	0.033	
E1	0.4	00	0.0	016	
е	0.4	00	0.0)16	

6B WL-CSP 0.8x1.2 (BSC)

Figure 7-1. MT6680 Package dimension

Exhibit 1 Terms and Conditions

Your access to and use of this document and the information contained herein (collectively this "Document") is subject to your (including the corporation or other legal entity you represent, collectively "You") acceptance of the terms and conditions set forth below ("T&C"). By using, accessing or downloading this Document, You are accepting the T&C and agree to be bound by the T&C. If You don't agree to the T&C, You may not use this Document and shall immediately destroy any copy thereof.

This Document contains information that is confidential and proprietary to MediaTek Inc. and/or its affiliates (collectively "MediaTek") or its licensors and is provided solely for Your internal use with MediaTek's chipset(s) described in this Document and shall not be used for any other purposes (including but not limited to identifying or providing evidence to support any potential patent infringement claim against MediaTek or any of MediaTek's suppliers and/or direct or indirect customers). Unauthorized use or disclosure of the information contained herein is prohibited. You agree to indemnify MediaTek for any loss or damages suffered by MediaTek for Your unauthorized use or disclosure of this Document, in whole or in part.

MediaTek and its licensors retain titles and all ownership rights in and to this Document and no license (express or implied, by estoppels or otherwise) to any intellectual propriety rights is granted hereunder. This Document is subject to change without further notification. MediaTek does not assume any responsibility arising out of or in connection with any use of, or reliance on, this Document, and specifically disclaims any and all liability, including, without limitation, consequential or incidental damages.

THIS DOCUMENT AND ANY OTHER MATERIALS OR TECHNICAL SUPPORT PROVIDED BY MEDIATEK IN CONNECTION WITH THIS DOCUMENT, IF ANY, ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. MEDIATEK SPECIFICALLY DISCLAIMS ALL WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, COMPLETENESS OR ACCURACY AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MEDIATEK SHALL NOT BE RESPONSIBLE FOR ANY MEDIATEK DELIVERABLES MADE TO MEET YOUR SPECIFICATIONS OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.

Without limiting the generality of the foregoing, MediaTek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does MediaTek assume any liability arising out of the application or use of any product, circuit or software. You agree that You are solely responsible for the designing, validating and testing Your product incorporating MediaTek's product and ensure such product meets applicable standards and any safety, security or other requirements.

The above T&C and all acts in connection with the T&C or this Document shall be governed, construed and interpreted in accordance with the laws of Taiwan, without giving effect to the principles of conflicts of law.