

MT7663BSN Datasheet

802.11a/b/g/n/ac Wi-Fi 2T2R + Bluetooth v5.1 Combo Chip

Version: 1.3

Release date: 2020-05-05

"The full datasheet is available with an NDA" Specifications are subject to change without notice.

© 2017 - 2024 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.



Document Revision History

| Revision | Date | Author | Description |
|----------|------------|---------|----------------|
| 1.3 | 2020-05-05 | CH Hung | Formal release |



Table of Contents

| Doc | umen | t Revisio | on History | 2 | | |
|-----|---------|---------------------|-----------------------------------|----|--|--|
| Tab | le of C | ontents | | 3 | | |
| 1 | Syst | tem over | rview | 5 | | |
| | 1.1 | General Description | | | | |
| | 1.2 | | es | | | |
| | | 1.2.1 | Technology and package | | | |
| | | 1.2.2 | Power management and clock source | | | |
| | | 1.2.3 | Platform | | | |
| | | 1.2.4 | WLAN | | | |
| | | 1.2.5 | Bluetooth | | | |
| | | 1.2.6 | Miscellaneous | | | |
| | 1.3 | Block D | Diagram | | | |
| 2 | Fun | ctional D | Description | 7 | | |
| | 2.1 | | ew | | | |
| | 2.2 | | rchitecture | | | |
| | | 2.2.1 | Chip power plan | 7 | | |
| | | 2.2.2 | Chip power on sequence | 8 | | |
| | | 2.2.3 | Digital power domain | 8 | | |
| | | 2.2.4 | Clock | g | | |
| | | 2.2.5 | Reset | g | | |
| | 2.3 | 32-bit F | RISC MCU subsystem | g | | |
| | 2.4 | Host in | terface subsystem | g | | |
| | | 2.4.1 | SDIO interface | g | | |
| | 2.5 | Wi-Fi s | ubsystem | 10 | | |
| | | 2.5.1 | Wi-Fi MAC | 10 | | |
| | | 2.5.2 | WLAN Baseband | 10 | | |
| | | 2.5.3 | WLAN RF | 11 | | |
| | 2.6 | Bluetoo | oth subsystem | 11 | | |
| | | 2.6.1 | Feature set | 11 | | |
| 3 | Pacl | kage spe | ecification | 13 | | |
| | 3.1 | Pin Lay | yout | 13 | | |
| | 3.2 | Pin Des | scription | 14 | | |
| | 3.3 | Bootstr | ap | 16 | | |
| | 3.4 | Packag | ge information | 16 | | |
| | 3.5 | Orderin | ng Information | 18 | | |
| | 3.6 | Top ma | arking | 18 | | |

Lists of Tables and Figures

MT7663BSN Datasheet



| Table 1 MT7663BSN pin descriptions | |
|---|----|
| Table 2 Bootstrap option – XTAL clock mode | |
| Table 3 Bootstrap option – BT host mode | |
| Table 4 Bootstrap option – Chip mode | |
| Table 5 Ordering information | |
| Figure 1 MT7663BSN system-on-chip block diagram | 6 |
| Figure 2 Chip power on sequence | 8 |
| Figure 3 Cold reset sequence | 9 |
| Figure 4 MT7663BSN Pin Layout | 13 |
| Figure 5 Package outline drawing | |
| Figure 6 MT7663BSN Top Marking | |



1 System overview

1.1 General Description

MT7663BSN is highly integrated single chip which features a low power 2x2 11a/b/g/n/ac dual-band Wi-Fi subsystem and a Bluetooth subsystem. The Wi-Fi subsystem contains the 802.11a/b/g/n/ac radio, baseband, and MAC that are designed to meet both the low power and high throughput application. MT7663BSN has a 32-bit RISC MCU that handles Wi-Fi and Bluetooth tasks. The Bluetooth subsystem contains the Bluetooth radio, baseband, link controller. It also uses the 32-bit RISC MCU for the Bluetooth protocols.

1.2 Features

1.2.1 Technology and package

■ 9x9 QFN 76 pins package

1.2.2 Power management and clock source

- Integrate high efficiency power management unit with single 3.3V power supply input
- MT7663BSN support 26 and 40MHz crystal clock with low power operation in idle mode

1.2.3 Platform

- 32-bit RISC MCU for Wi-Fi/Bluetooth protocols
- Embedded SRAM/ROM
- Programmable and multiplexed GPIO pins
- MT7663BSN SDIO device fully compliant to SDIO v3.0 specification

1.2.4 WLAN

- IEEE 802.11 a/b/g/n/ac compliant
- Support 20/40M bandwidth in 2.4G band and 20/40/80M bandwidth in 5G band
- Dual-band 2T2R mode
 - MT7663BSN data rate up to 867Mbps
- Support MU-MIMO RX
- Support STBC, LDPC, TX Beamformer and RX Beamformee
- Greenfield, mixed mode, legacy modes support
- IEEE 802.11 d/e/h/i/j/k/r/v/w support
- Security support for WFA WPA/WPA2/WPA3 personal, WPS2.0
- QoS support of WFA WMM, WMM PS
- Integrated LNA, PA, and T/R switch
- Optional external LNA and PA support.

1.2.5 Bluetooth

- Supports Bluetooth 5 dual mode for 2x the speed
- Integrated BALUN and PA with 13dBm(class 1) transmit power

MediaTek Confidential



- RX sensitivity: GFSK -95dBm, DQPSK -94dBm, 8-DPSK -88dBm, BLE1Mbps -98dBm, BLE2Mbps -95dBm, BLR 500Kbps -101dBm, BLR 125Kbps -104dBm
- Supports BT/Wi-Fi coexistence
- Supports 7 BT links and 16 BLE link
- Supports SCO and eSCO link with re-transmission
- Supports wide-band speech
- Supports mSBC and SBC including mono and stereo
- Supports Packet Loss Concealment (PLC) function for better voice quality
- Supports secure connection with AES128 and ECC256
- Channel quality driven data rate adaptation
- Channel assessment and WB RSSI for AFH

1.2.6 Miscellaneous

- Integrate 8Kbit efuse to store device specific information and RF calibration data
- Advanced FDD/TDD mode Wi-Fi/Bluetooth coexistence scheme

1.3 Block Diagram




Figure 1 MT7663BSN system-on-chip block diagram



2 Functional Description

2.1 Overview

MT7663BSN is designed to support high data throughput over Wi-Fi. The host interface SDIO3.0 are integrated to provide stable bandwidth between the host platform and MT7663. The clock rate of the internal bus fabric can also support the throughput the requirement. The clock rate of MCU is also configurable for different kinds of scenarios.

MT7663BSN supports low power requirement. Multiple power domains are implemented on chip. It defines a deep sleep mode, in which only the AON domain is powered on, while other OFF domains are shut off by the power switches integrated on chip. In deep sleep mode, the PMU could be further configured to be in a low power state to save the power consumption. The power, clock, and reset schemes of MT7663BSN are described in 2.2.

MT7663BSN has one CPU subsystem. There is a 32-bit RISC MCU subsystem. The CPU has its local memory. They also have common memory space for MEMORY and memory-mapped hardware engine. There are several options of clock frequency to provide the optimal performance with the best power consumption. The 32-bit RISC MCU is used to do clock control, power management, and host interface configuration. It also handles Wi-Fi MAC operations, and Bluetooth LC operations and audio functions. PDMA (packet DMA) engines are integrated to support on-the-fly data buffer management. The architecture of 32-bit RISC MCU subsystem is described in 2.3.

MT7663BSN features SDIO3.0 for the host interface. The configuration and the feature set of the interface are described in 2.4.

MT7663BSN has the Wi-Fi MAC, BBP, and the RF subsystems, which provide the best-in-class radio and low power performance. The architecture of Wi-Fi subsystem is described in 2.5.

MT7663BSN has the Bluetooth LC/BB and the RF subsystems. The architecture of Bluetooth subsystem is described in 2.6.

2.2 Chip architecture

The section describes the power, clock, and reset schemes in MT7663.

2.2.1 Chip power plan

The external power source can be directly supplied to the Power Management Unit, digital IOs and RF circuitry on MT7663. The on-chip Power Management Unit contains 1 switching regulator and a number of LDOs. It converts the 3.3V input to other power rails.

- PMU:
 - 3.3V to 1.8V by PHYLDO for digital IOs and Analog front-end.
 - 3.3V to 1.4V by the switching regulator (Buck converter) for CLDO and RF circuit.
 - 1.4V to 1.05V by CLDO for digital circuit.

RF:



• 1.4V to lower voltages by the RF LDOs for RF circuits.

2.2.2 Chip power on sequence

The figure below shows the chip power on sequence.




Figure 2 Chip power on sequence

2.2.3 Digital power domain

The digital circuit is separated into AON (always-on), MCU, Wi-Fi MAC, Wi-Fi baseband, Bluetooth power domains. Except AON, each power domain can be turned off individually for different sleep scenarios.



2.2.4 Clock

2.2.4.1 Clock scheme

MT7663BSN connects to the crystal (XTAL) or the external clock source as the single clock source of the whole system. MT7663BSN XTAL oscillator support the XTAL frequency 26MHz and 40MHz. There are 2 major PLLs, BT PLL, and WF PLL that generate the clocks for the digital circuit. The clocks can be gated to save power when it's not used.

2.2.5 **Reset**

2.2.5.1 Global reset

MT7663BSN has 2 global resets as follows:

- Cold reset by AVDD33 BUCK, AVDD33 MISC Whole chip reset.
- System reset by SYSRST B Reset digital circuit, include strapping and XTAL controller.




Figure 3 Cold reset sequence

2.3 32-bit RISC MCU subsystem

The 32-bit RISC MCU subsystem is built upon a multi-layer AHB bus fabric infrastructure. There is 880KB ROM and 560KB RAM in local instruction memory, and 368KB RAM in local data memory, with 1T access capability.

2.4 Host interface subsystem

2.4.1 SDIO interface

MT7663BSN supports SDIO device which is fully compliant with the SDIO Specification Version 3.0. It supports UHS104 Card spec for DS, HS, SDR12, SDR25, SDR50, DDR50, SDR104 (208MHz) and HS400 bus speed.

The configuration is illustrated below.



- Support one SDIO interfaces
- SDIO function 1 is used for Wi-Fi
- SDIO function 2 is used for Bluetooth
- Wi-Fi TX packet de-aggregation and W-Fi RX packet aggregation
- Wi-Fi ISR / RX enhanced read mode
- CIS (card information structure) for dual SDIO interfaces and multiple functions
- Support control register port single read / write access
- Support data port single and burst read / write access
- Embedded virtual direct DMA for WIFISYS
- One TX channels and two RX channels

2.5 Wi-Fi subsystem

2.5.1 Wi-Fi MAC

2.5.1.1 Features

Wi-Fi MAC supports the following features:

- Support all date rates of 802.11a/g including 6, 9, 12, 18, 24, 36, 48, and 54Mbps
- Support short GI and all data rates of 802.11n including MCS0 to MCS15
- Support 802.11ac MCS0 to MCS9
- AMPDU/AMSDU RX (de-aggregation) and TX (aggregation) support
- TX beamformer and RX beamformee
- TX rate adaptation
- TX power control
- Security
 - 64-bit WEP (WEP-40) and 128-bit WEP (WEP-104) encryption with hardware TKIP and CKIP processing
 - AES-CCMP hardware processing
 - GCMP hardware processing
 - SMS4-WPI (WAPI) hardware processing
- Low power beacon filtering
- Management/control frame filtering

2.5.2 WLAN Baseband

2.5.2.1 Features

Wi-Fi baseband supports the following features:

- 20/40/80 MHz channels
- VHT MCS0-9 BW20/40/80MHz with Nss=1~2
- Short Guard Interval
- Space-time block code (STBC)
- Low Density Parity check (LDPC)
- Support digital pre-distortion to enhance PA performance

MediaTek Confidential © 2017 - 2024 MediaTek Inc.



- Smoothing (channel estimation) extension to MIMO case
- DFS radar detection
- Beamformer (explicit)
 - Decoded BW20/40/80 up to 2x2 BF matrix apply
- Beamformee
 - Decoded BW20/40/80 up to 4x2 MU matrix feedback
- MU-MIMO RX

2.5.3 WLAN RF

RF supports the following features:

- Integrated 2.4GHz/5GHz PA and LNA, and T/R switch
- Integrated 2.4GHz/5GHz Balun
- Support 2.4GHz/5GHz external PA and LNA
- Support frequency band
 - 2400-2497MHz
 - 5150-5350MHz
 - 5470-5725MHz
 - 5725-5850MHz
 - 5850-5925MHz
- Configurable PA that provides different PA modes at different power levels for power consumption optimization

2.6 Bluetooth subsystem

2.6.1 Feature set

MT7663BSN Bluetooth supports the following features:

- Bluetooth 5.1
 - BLE 2Mbps
 - BLE Long Range
 - BLE Advertising Extension
 - BLE high duty cycle non-connectable ADV
 - BLE Channel Selection#2
- Compatible Bluetooth 4.2
 - LE privacy 1.2
 - Data length extension
 - LE security connection
- Single-ended, RF port with integrated Balun and T/R switch
- Integrated high efficiency PA and TSSI
- Baseband and radio BDR and EDR packet types: 1Mbps (GFSK), 2Mbps (π /4-DQPSK), and 3Mbps (8PSK).
- Fully functional Bluetooth baseband: AFH, forward error correction, header error control, access code correlation, CRC, whitening.
- Standard pairing, authentication, link key, and encryption operation.

MediaTek Confidential

MT7663BSN Datasheet



- Standard power saving mechanisms: sniff mode and sniff-subrating.
- Interlaced scan for faster connection setup
- Up to 7 simultaneous active ACL connections with background inquiry and page scan
- Up to 16 BLE links
- Scatternet support
- Channel quality driven data rate control
- WB RSSI support. Monitor environment air condition to select good channel for AFH

The Bluetooth baseband subsystem of MT7663BSN contains a baseband processor which supports timing control, bit stream processing, encryption, frequency hopping and modulation/demodulation. The baseband processor supports Bluetooth 5 dual mode for 4x the range, 2x the speed and 8x the broadcasting message capacity, and contains the voice codec, PCM interface controller, WLAN coexistence interface controller and a sleep mode controller. It also supports SCO over I2S, and can function as I2S master or slave. The I2S interface signals share the pins of PCM interface. MT7663BSN Bluetooth enhances BT and BLE encryption with AES-128.

One hardware accelerator is added to implement packet loss concealment function. The packet loss concealment (PLC) function is used to improve the voice quality in a noisy environment. Deep sleep mode function and PLL idle mode function are implemented in MT7663BSN to reduce the power consumption in the scan mode.



3 Package specification

3.1 Pin Layout

MT7663BSN uses QFN package of with 9mm x 9mm dimension.




Figure 4 MT7663BSN Pin Layout



3.2 Pin Description

The section describes the pin functionality of MT7663BSN chip.

| | · | • | | | 1 | | | | |
|------------------------------------|--------------------------|---|-------|--------|---------------|--|--|--|--|
| QFN | Pin Name Pin description | | PU/PD | I/O | Supply domain | | | | |
| Reset and c | Reset and clocks | | | | | | | | |
| 76 | SYSRST_B | External system reset active low | PU | Input | DVDDIO | | | | |
| 36 | хо | Crystal input or external clock input N | | Input | AVDD33_XO | | | | |
| 35 | хо_оит | Clock monitor for PLL: debug purpose | N/A | Output | | | | | |
| UART | | | | | | | | | |
| 73 | UART_RXD | UART receive | PU/PD | Input | DVDDIO | | | | |
| 74 | UART_TXD | UART transmit | PU/PD | Output | DVDDIO | | | | |
| РСМ | | | | | | | | | |
| 68 | PCM_CLK | PCM interface clock | PU/PD | In/out | DVDDIO | | | | |
| 69 | PCM_IN | PCM interface input data | PU/PD | Input | DVDDIO | | | | |
| 70 | PCM_OUT | PCM interface output data | PU/PD | Output | DVDDIO | | | | |
| 67 | PCM_SYNC | PCM interface sync | PU/PD | In/out | DVDDIO | | | | |
| EPA TSSI | | | • | | | | | | |
| 42 | PDET0 | External PA TSSI input | PU/PD | In/out | DVDDIO_ANTSEL | | | | |
| 41 | PDET1 | External PA TSSI input | PU/PD | In/out | DVDDIO_ANTSEL | | | | |
| 39 | PDET2 | External PA TSSI input | PU/PD | In/out | DVDDIO_ANTSEL | | | | |
| 38 | PDET3 | External PA TSSI input | PU/PD | In/out | DVDDIO_ANTSEL | | | | |
| Antenna Co | ntrol | | | | | | | | |
| 29 | ANTSEL0 | RF switch control 0 | N/A | Output | DVDDIO_ANTSEL | | | | |
| 30 | ANTSEL1 | RF switch control 1 | N/A | Output | DVDDIO_ANTSEL | | | | |
| 33 | ANTSEL2 | RF switch control 2 | N/A | Output | DVDDIO_ANTSEL | | | | |
| 34 | ANTSEL3 | RF switch control 3 | N/A | Output | DVDDIO_ANTSEL | | | | |
| WIFI radio | interface | | | | | | | | |
| 37,43,45,4 8,50,52,55, 57,62 | AVDD33 | RF 3.3v power supply | N/A | Power | | | | | |
| 32,40,58,5 9,60 | AVDD14 | RF 1.4v power supply | N/A | Power | | | | | |
| 31 | AVDD18 | RF 1.8v power supply | N/A | Power | | | | | |
| 56 | WF0_RFIO_G | RF g-band RF port | N/A | In/out | | | | | |
| 51 | WF0_RFIO_A | RF a-band RF port | N/A | In/out | | | | | |
| 49 | WF1_RFIO_G | RF g-band RF port | N/A | In/out | | | | | |
| 44 | WF1_RFIO_A | RF a-band RF port | N/A | In/out | | | | | |
| 54 | WF0_LNA_EXT_G | RF g-band RF port | N/A | In/out | | | | | |
| 53 | WF0_LNA_EXT_A | RF a-band RF port | N/A | In/out | | | | | |
| | | | | | | | | | |



| | <u> </u> | T | 1 | 1 | T | | | | |
|-----------------|--|----------------------------------|-------|--------|-------------|--|--|--|--|
| 47 | WF1_LNA_EXT_G | RF g-band RF port | N/A | In/out | | | | | |
| 46 | WF1_LNA_EXT_A | NA_EXT_A RF a-band RF port | | In/out | | | | | |
| Bluetooth ra | Bluetooth radio interface | | | | | | | | |
| 61 | BT_RFIP | Bluetooth RF port | N/A | In/out | AVDD33_BT | | | | |
| PMU/BUCK | MU/BUCK | | | | | | | | |
| 20 | AVSS33_BUCK | BUCK ground N/A | | Ground | | | | | |
| 19 | LX | BUCK output | N/A | Output | | | | | |
| 18 | AVDD33_BUCK | BUCK power supply | N/A | Input | | | | | |
| 17 | AVDD20NA | BUCK internal circuit output cap | N/A | Output | | | | | |
| 21 | AVDD14_CLDO | CLDO supply | N/A | Input | | | | | |
| 26 | AVDD33_MISC | PMU supply | N/A | Input | | | | | |
| 22 | CLDO | Core LDO output | N/A | Output | | | | | |
| 25 | PHYLDO | PHY LDO 1.8V output | N/A | Output | | | | | |
| 24 | VREF | | N/A | Ground | | | | | |
| 23 | тмоит | PMU monitor | N/A | Output | | | | | |
| Miscellaneo | pus | | | | | | | | |
| 75 | WIFI_INT_B WIFI_INT_B: WLAN host interrupt | | PU/PD | Output | DVDDIO | | | | |
| 2 | BGF_INT_B | BGF_INT_B: BT host interrupt | PU/PD | Output | DVDDIO | | | | |
| 1 | GPIO0 | GPIO0 in/out | PU/PD | Output | DVDDIO | | | | |
| 66 | GPIO1 | GPIO1 in/out | PU/PD | Output | DVDDIO | | | | |
| 64 | GPIO2 | GPIO2 in/out | PU/PD | Output | DVDDIO | | | | |
| 63 | GPIO3 | GPIO3 in/out | PU/PD | Output | DVDDIO | | | | |
| power supp | lies | | | | | | | | |
| 72 DVDDIO | | Digital IO power input | N/A | Power | | | | | |
| 27 | DVDDIO_ANTSEL | Digital IO power input | | Power | | | | | |
| 16,28,65,7 1 | DVDD | Digital CORE power input | N/A | Power | | | | | |
| 8 | GND | Ground | N/A | Ground | | | | | |
| SDIO interf | ace | | | | | | | | |
| 7 | SDIO_CLK | SDIO clock | N/A | Input | DVDDIO_SDIO | | | | |
| 6 | SDIO_CMD | SDIO command | N/A | In/Out | DVDDIO_SDIO | | | | |
| 4 | SDIO_DAT3 | SDIO data bit 3 | N/A | In/Out | DVDDIO_SDIO | | | | |
| 3 | SDIO_DAT2 | SDIO data bit 2 | N/A | In/Out | DVDDIO_SDIO | | | | |
| 11 | SDIO_DAT1 | SDIO data bit 1 | N/A | In/Out | DVDDIO_SDIO | | | | |
| 10 | SDIO_DAT0 | SDIO data bit 0 | N/A | In/Out | DVDDIO_SDIO | | | | |
| 13 | SDIO_DS SDIO data strobe | | N/A | Output | DVDDIO_SDIO | | | | |
| SDIO and co | ore power supplies | | | | | | | | |
| 15 | DVDDIO_SDIO | SDIO power input | N/A | Power | | | | | |
| | | | | | 1 | | | | |



| Ī | 5 | DVDDIO_18I | SDIO 1.8V input | N/A | Power | |
|---|---|------------|-----------------|-----|-------|--|
| | | | | | | |

Table 1 MT7663BSN pin descriptions

3.3 Bootstrap

The section describes the bootstrap function. The chip modes are sensed from the device pin during power up. After chip reset, the pull configuration are stored in a register and determine the device operation mode.

| XTAL clock mode | GPIO3 | GPIO2 | Description |
|-----------------|--------------------------|--------------------------|------------------|
| 26MHz | Pull-up | Pull-up | Uses 26MHz XTAL. |
| 40MHz | Pull-down ⁽¹⁾ | Pull-down ⁽¹⁾ | Uses 40MHz XTAL. |

Note 1: No external pull-down resistor is required because internal pull-down is active during power up.

Table 2 Bootstrap option - XTAL clock mode

| BT Host mode | UART_TXD | Description |
|--------------|------------------------|--|
| SDIO | Pull-up ⁽¹⁾ | Use SDIO as the host interface for Bluetooth |
| UART | Pull-down | Use UART as the host interface for Bluetooth |

Note 1: No external pull-up resistor is required because internal pull-up is active during power up.

Table 3 Bootstrap option – BT host mode

| Chip mode | PCM_OUT | Description |
|-------------|-----------|-------------------------------|
| Normal mode | Pull-down | Chip operates in normal mode. |
| Test mode | Pull-up | Chip operates in test mode. |


Table 4 Bootstrap option – Chip mode

Pins PCM_OUT, UART_TXD, GPIO2 and GPIO3 are used for bootstrap. The system design should follow the following guideline:

- Those pins shall not be used as input functions because the signals from other device might affect the values sensed.
- Those pins shall not be used as an open-drain function because the pull-up resistor would affect the values sensed.

3.4 Package information







| ltem | | Symbol | MIN. | NOM. | MAX. |
|--------------------------|------|--------|----------|-----------|------|
| total height | | Α | 0.80 | 0.85 | 0.90 |
| stand off | | A1 | 0.00 | 0.02 | 0.05 |
| mold thickness | | A2 | 0.60 | 0.65 | 0.70 |
| leadframe thickness | | A3 | | 0.20 REF. | |
| lead width | | b | 0.15 | 0.20 | 0.25 |
| | х | D | 8.90 | 9.00 | 9.10 |
| package size | Υ | Е | 8.90 | 9.00 | 9.10 |
| E-PAD size | х | D2 | 6.70 | 6.80 | 6.90 |
| L-PAD SIZE | Υ | E2 | 4.30 | 4.40 | 4.50 |
| lead length | | L | 0.30 | 0.40 | 0.50 |
| lead pitch | | e | 0.40 bsc | | |
| lead arc | R | 0.075 | | | |
| Package profile of a sur | face | aaa | 0.10 | | |
| Lead position | bbb | 0.07 | | | |
| Paralleliam | ccc | 0.10 | | | |
| Lead position | ddd | 0.05 | | | |
| Lead profile of a surfac | eee | 0.08 | | | |
| Epad position | | fff | | 0.10 | |

Figure 5 Package outline drawing

3.5 Ordering Information

| Part number | Package | Operational temperature range | | | |
|-------------|-------------------|-------------------------------|--|--|--|
| MT7663BSN | 9x9x0.9 mm 76-QFN | -10~70°C | | | |

Table 5 Ordering information

3.6 Top marking



MEDIATEK

MT7663BSN

DDDD-####

BBBBBBB BBBBBBB MT7663BSN : Part number DDDD : Date code

: Internal control code

BBBBBBB : Lot number

Figure 6 MT7663BSN Top Marking



ESD CAUTION

MT7663B is ESD (electrostatic discharge) sensitive device and may be damaged with ESD or spike voltage. Although MT7663B is with built-in ESD protection circuitry, please handle with care to avoid the permanent malfunction or the performance degradation.